Abstract: Although clock synchronization in packet-oriented networks is beneficial for distributed real-time systems only the behaviour of the used algorithms in static cases and idealised environments are well documented. Due to the great complexity in larger networks and the interrelation of hardware, software, and synchronization algorithms, transient states (e. g., start-up, loss of a node or new network topology) cannot be analysed using analytical methods. The present paper proposes a network simulation environment which allows to gain new knowledge about the synchonization behaviour in non-static real-world cases. Further, the simulator will give insights into the importance of the influence on the accuracy of the different network layers. Consequently the critical elements in time synchronized distributed systems should be identifiable.
INTRODUCTION
As shown in (Kopetz, 1997) , clock synchronization is a crucial topic in distributed systems, since it is known that the analysis, design, and stable operation of such systems is considerably simplified if the participating nodes share a common notion of time. Essential benefits are the possibility of tasks like synchronous data acquisition or simultaneous triggering of events. A very common approach used in real-time systems is to establish a network-wide common time base and schedule tasks as well as exchange of data with respect to it. Examples for this can be found in (Verissimo and Rodrigues, 2001; Pedreiras and Almeida, 2005; Dana, 1997) . As more and more powerful yet affordable µ-controllers are available for industrial applications, distributed control systems are increasingly attracting interest. For such tasks mere time synchronization alone is not sufficient. Thus a well-defined upper bound for the clock deviation at any given point of time is compulsory to implement traditional control algorithms. Clock synchronization is therefore a topic that gradually left the pure real-time research area and spread into automation and instrumentation as well, increasingly gaining economical significance (Kopertz et al., 2005) . Although basic clock synchronization is very well investigated (e.g. by (Fetzer and Cristian, 1997; Schmid, 1997) ) , some important aspects like practical implementation have not been covered yet. One is the start-up behaviour of clock synchronization algorithms under any given boundary condition and with arbitrary start-up sequences comprising local clocks with accuracies varying over time. Other stuctures not investigated until now are large-scale, heterogeneous networks with asymmetric delays (Gaderer et al., 2005a) . In the same problem class are such fault tolerance aspects of clock synchronization algorithms in those networks. State-of-the-art clock synchronization strategies as well as network sizes have reached a complexity where a purely analytical investigation is no longer useful or possible, because it tends to get limited to steady-state analysis and thus cannot address the above mentioned problems with sufficient accuracy. Hence simulation (in close combination with accurate and fast modelling) of those environments remains as the only feasible solution (Weiss et al., 1999) offering new possibilities and ways for a detailed and reliable analysis.
Nowadays integration of clock synchronization capabilities is already available or under development in a variety of products ranging from processors, dedicated network equipment up to protocol stacks for exchanging time information. Basic research has delivered important results, but when it comes to applications with a substantial number of nodes and products where tradeoffs with respect to clock synchronization have to be taken into account, reliable answers for the system behaviour system are still missing (e. g., investigations on cheap but unstable oscillators versus expensive but more stable ones, influence of cascading and hierarchy on the achievable clock synchronization accuracy, fault tolerance of the existing protocols and possible improvements). Furthermore, advanced features in clock synchronization, such as redundancy concepts, are disregarded or tackled by ad-hoc approaches which lack in-depth understanding of the response (and stability) of the system to transient events. Table 1 shows a collection of applications, which use TDMA based on a common notion of time or at least synchronized clocks for real-time distributed systems. For most of these approaches, the new IEEE 1588 standard forms the basis for clock synchronization. More advanced paradigms like SynUTC are not yet used in industry. Furthermore, practical applications for IEEE 1588 are presently limited to Ethernet based networks, even though the standard defines identifiers for a great variety of communication protocols. Still, for none of these protocols a tangible application of the standard has been investigated up to now.
The reaminder of this paper is structured as follows: Section 2 will adress the special requirements for a clock synchronization simulator and disuss existing network simulation technologies. This section will be followed by a description of the proposed architecture and use cases of the simulation environment. Finally, the paper will be rounded up with a conclusion and a short summary of further research activities.
PROBLEM DEFINITION AND STATE OF THE ART
The goal of the proposed approach is a simulator capable of modelling different clock synchronization protocols in various network topologies. The following overview of currently available simulation tools the design process lead to the proposed solution outlined in Section 3. The chosen approach takes advantage of existing technology in order to minimise development efforts while introducing new layer-overlapping simulation capabilities.
Clock synchronization simulation issues
It is a challenging property of the problem of clock synchronization over a packet-oriented communication network, that hardware aspects (e. g., implementation of the hardware clock) or even physical effects (e. g., long and short-term variations like temperature drifts of the oscillator driving the hardware clock) closely interrelate with the efficiency of the actual communication protocol for exchanging time synchronization packets (e. g., IEEE 1588 or SynUTC) and the synchronization algorithm running in software (e. g., the tentative more fault-tolerant democratic approach and master-slave). Tasks to be solved are therefore threefold:
(1) Accurate and fast modelling of both hardware and communication media (2) Modelling of the protocol stack and the synchronization algorithm (3) A generic, scalable, and flexible simulation environment able to handle complex time variant network structures
The accuracy of models for hardware and communication media heavily depends on parameters like delay jitter and delay skew. Furthermore, parameter stability evaluations have to be undertaken for the physical medium. Especially for the widely used Ethernet, basic input data can be acquired using an Ethernet network analyser. For other technologies like power grids or RS-485 links those parameters have to be measured manually using special test beds.
Existing protocol stacks and synchronization algorithms have to be adapted, to be used within the simulation environment to allow, e. g., multiple instantiation or tracing of internal states. Otherwise the protocol and the synchronization algorithm have to be abstracted and modelled to allow their simulation.
Setting up simulations with a fixed set of models and a well-defined network structure (e. g., solely for Ethernet networks) would not require extra effort for ensuring that the same simulation can be run with, e. g., the same protocol but a different network technology. But as clock synchronization is very likely to be used in a variety of applications, this flexibility is of outmost importance.
Product Name Company Market Segment Ethernet-IP (Organization, 2005) Rockwell Automation general automation Ethernet Powerlink (EPSG Organization, 2005) B&R machine automation Profinet V3 (Popp et al., 2005) Siemens motion control SERCOS (SERCOS IGS, 2005) SERCOS IGS motion control Ethercat (Jansen and Buttner, 2004) Beckhoff machine automation SynqNet (Matheson, 2004) MEI semiconductor machine automation JetWeb (Jetter GmbH, 2005) JETTER general automation FlexRay (Millinger and Nossal, 2005) Consortium automotive TTP (Kopertz et al., 2005) TTTech airborne, automotive Table 1 . Collection of applications using any sort of clock synchronization Furthermore, it is vital for the practical relevance of the results to investigate the scalability, which therefore has to be taken into account in the development of the simulation environment.
Discussion of existing technologies
For modelling and simulation of a networked, distributed system several simulation framework tools exist. The most promising representatives are discussed in the following.
C++Sim is a free C++ library, which supplies the environment for executing C++ models in parallel. The project SimUTC (Weiss et al., 1999) used this environment for simulation of interval based clock synchronization algorithms. C++Sim offers a generic, open, and freely available simulation tool set, but has the disadvantage of a spartan support for state-of-the-art networks and limited visualisation support.
The NS2 (Network Simulator) tool set is another candidate for the simulation of clock synchronization networks. The models in NS2 are usually very coarse-grained: e. g. transmission lines in NS2 are typically represented only by the properties of a bandwidth, a delay, and an identifier. The improvement of the delay model, which is in fact perfectly suitable for simulations in IP-based networks, would need a complete refinement of the lower network models. Additional drawbacks in the so far mentioned simulation tools are tedious debugging as well as limited visualisation.
Other tools like PARSEC, SMURPH, Ptolemy, NetSim++ and CLASS offer practically the same functionality as the simulators mentioned above, but unfortunately do also have similar restrictions and drawbacks.
In the set of commercial tools, OPNET r is widely held to be the state of the art in network simulation. This event-based simulator uses finite state machines (FSM) with call-back functions as a programming model (in opposite to C++Sim, where entities have to be implemented in a multithreaded fashion). The simulator comes with support for various predefined models, which are easy to reuse. Disadvantages of this simulation tool are the relatively expensive license fee and the unavailability of the source code. Modifications and extensions for special cases are not possible. More importantly, this also inhibits a fast and flexible kernel interfacing to other simulation tools.
The OMNeT++ simulator is available as source code under the Academic Public License offering both programming models: FSM-based as well as multi-threaded. The simulator is widely used (Varga, 1999; Wang and Keshav, 1999) and very well documented. OMNeT++ models are built upon hierarchically nested modules, which may be linked in an unlimited fashion. This allows the reflection of the logical structure of a system in the model structure. The so-called modules communicate by means of passing messages which may contain any complex data structure. Modules may always send messages either directly to their destination or along a self-defined, dynamic path. Since the whole simulation environment is available in source code interfacing to other specialised simulators with standard C/C++ APIs like Modelsim r and SystemC can be done in a very efficient way. Figure 1 shows the simulation environment and the implementation of the different layers which are mapped to modules. Every network node consists of three modules:
PROPOSED SIMULATION ENVIRONMENT
• The physical model, which describes the behaviour of the communication channel. This model shall consider sending and receiving delays, respectively. Generally these delays also vary over time (Horauer, 2004) and thus a jitter and its time variant distribution has to be implemented in this layer.
• The hardware layer models which represent the receiving hardware with special emphasis on the timing properties. The purpose of this layer is on the one hand to simulate specialised clock synchronization entities like on-the-fly timestamping modules and priority queues as well as general hardware properties like influences of elastic buffers 
Fig. 1. Simulation Components and Communication Example
and synchronization effects between clock domains (e. g., between the reconstructed receiver clock and the node clock). For a finegrained simulation of hardware on a registertransfer level the state-of-the-art hardware simulator Modelsim r is beneficial. This elegantly allows using and verifying the application specific VHDL/Verilog code of existing designs. The advantage of this simulation architecture is that models are taken from their actual implementation and not from abstracted models, and thus the simulated hardware will behave exactly like implementation in silicon. For the sake of reducing simulation times, modules are also be implemented in SystemC/SystemVerilog whenever possible without sacrificing accuracy. This approach offers the possibility to describe hardware modules in C with library extensions for hardware specific properties.
• The software model which finally consists of the clock synchronization stack as well as a model for the application at the network nodes. The latter is a rather simple model which simulates load. This, on the one hand limits the computing time for the synchronization stack and on the other hand generates overhead load within the network. Since OMNet++ uses C++ as description language, synchronization protocols like IEEE 1588 PTP or the SynUTC stack can be used by simply providing the necessary interfaces. In the particular case of the IEEE 1588 communication stack, all protocol enhancements towards fault tolerance or transparent master groups can be optimised by modifying the stack at this point.
In order to deal with entities multiplexing messages over the different segments of the network (e. g., switches or bridges) and sharing the code of the simple network nodes, the physical and the hardware layer shall be implemented in a way that it may be multi-instantiated. Thus only the software stack has to take care of the distribution of the messages within the multiple hardware interfaces. Furthermore, this modular architecture offers the possibility to evaluate multiple physical communication channels within one environment. For example, a synchronized powerline network with an Ethernet based backbone can be simulated as well. Figure 2a shows such a topology. The transparent masters (bridges) are needed by the communication channel. Other aspects to be investigated are meshed networks, where multiple transmission paths are needed due to redundancy reasons. The modular simulator concept, with the support of multiple physical layer instances allows the simulation of networks shown in Figure 2b .
The network topology is controlled by a central module which distributes the packets between all nodes. This entity is necessary to model dynamic topology changes. These topology changes need to be simulated both for Ethernet type networks with redundant but unreliable communication channels and for powerline networks spanning across transformer stations. Networks like this have to cope with a non-stable topology, since energy suppliers may switch whole subnets from one transformer station to another at any time. As standard OMNet++ simulation setups use merely an editor for graphical topology editing (NED), which can only be set up statically before simulation, a new concept for the global topology/routing database is needed.
Data inspection and simulation evaluation can be done either online by the OMNet++ GUI or -via ASCII files -with the A/GPL tools PLOVE and GNUPLOT as well as direct output of debug-files. All this analysing tools can be taken unchanged from the OMNet++ environment. Figure 3 shows the software structure of the simulation environment. The software tools needed are,
• a C++ Compiler/Linker • The SystemC/SystemVerilog library, and • The Modelsim r simulation environment.
Integrating all parts consequently ends up in a model for a particular implementation. By replacing single modules, different synchronization strategies may be compared with each other. For example performance, in terms of efficiency, synchronization speed, and fault tolerance of different synchronization stacks can be compared.
APPLICATIONS FOR THE SIMULATION ENVIRONMENT
The primary task of the proposed environment is the simulation of dynamic behaviour of clock synchronization in distributed applications and to provide means for its investigation. As clock synchronization is a typical problem of distributed and embedded systems, it is a requirement to be able to simulate hardware (e. g., the hardware clock in an application specific integrated circuit (ASIC)) and software (e. g., the precision time protocol (PTP) stack) simultaneously. It is therefore crucial to offer interfaces to other simulation tools and languages. This can be achieved by using the event based simulator OMNet++ (Varga, 1999) for the core of the simulation environment.
Interfaces to simulators of hardware description languages (HDL) (e. g., Modelsim r ) or languages offering hardware-software co-simulation features like SystemC or SystemVerilog are thus easy to implement.
A potential drawback for clock synchronization in switched Ethernet together with effects of a proposed solution shall be evaluated as well: switch delay latency and transparent clocks (Jasperneite et al., 2004) . Any kind of standard network equipment potentially degrades the accuracy of network based time synchronization, because it may introduce unpredictable transmission delay latencies (Horauer, 2004) . It is possible to eliminate this uncertainty if the time every packet resides on a switch is known to the receiving node. This can be accomplished by augmenting a network device with dedicated time stamping hardware, which adds a time stamp to every synchronization packet as soon as it enters and leaves the switch (Horauer et al., 2000; Gaderer et al., 2005b) .
According to the overall use case of the simulator, two general groups of application areas can be defined. Firstly, the simulator is sufficiently comprehensive and flexible to answer questions relating to the dynamic behaviour of clock synchronization strategies in complex networks, such as On the other hand, the tight coupling of the simulation environment to simulators used for hardware design as well as the possibility to use actual software modules will facilitate the transfer of the results to practical implementations. In fact, it are to a large extent the real-world implementations of hardware and protocols or algorithms which are embedded in the simulation, rather than abstract models which always bear the possibility of modelling errors. In particular, this concerns
• Flexible and extensible simulation framework allowing the inclusion of physical models for the network links, hardware models for network components, and behavioural models for application processes • Time synchronization protocol stacks (like PTP defined in IEEE 1588) with extensions to improve robustness and accuracy • Simulation models for Ethernet and powerline communication links
CONCLUSIONS AND FURTHER RESEARCH
Currently available simulation environments are not capable of addressing the specific problems that arise in the course of simulating network time synchronization. The presented approach specifically addresses an integrated simulation model, which allows to monitor effects arising from the interaction of the involved network layers. Furthermore, the usage of a combination of existing simulation technologies allows to run simulations directly with the source code which is also used in the final application. This reduces the risk of mismatches due to modifications of the time synchonization application in order to be run in the simulation environment.
The developed network simulator will be tested in detail on several real-world cases, putting special emphasis on the evaluation of master groups as an extension to IEEE 1588. This clock synchronization standard distributes time information following a master-slave principle -a well-known method, which is simple to implement. However, it lacks fault tolerance: If a master within a network fails, all nodes relying on its time information will deviate gradually. IEEE 1588 handles this drawback as follows: Within a network every node may possibly become a master. All nodes continuously observe the quality of all other local clock sources and choose a master via a best-master-selection algorithm. This improves fault tolerance to a certain extent, yet it does not tackle transient sync losses, which occur during the time it takes for the network to select a new master.
By introducing a so-called master group this problem can be solved. Within a normal IEEE 1588 network a group of nodes (most likely those with very accurate local clocks) are linked to each other. They use SynUTC clock synchronization technologies to maintain a fault tolerant common notion of time without affecting other network nodes. They select a single node which will act as an IEEE 1588 master to the residual network. If this node fails, any other node out of the master group may take over instantaneously and unnoticed by all IEEE 1588 slaves. The final simulation environment will be used to analyse the drawbacks and advantages of this approach compared to other synchronization mechanisms. Especially the transient behaviour of different architectures and the achievable accuracy in case of errors or during their recovery phase will be among the benefits derived from the simulations.
